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STEP 1: ????????? ?????????????? SDC ???? [10] ????
???????????????? (.lib) [10]???????????????????
?????????????????????????????????????
STEP 2: ?????????? ??????????????????????????
?????????????????????????????????? ?????
????????????????????










STEP 5: ??????PWB ?????? ??????????????? /GND??
??????????RLC???????????????????????????
??????????????????
STEP 6: SPICE????????? STEP 2?????????????? STEP 4?




STEP 7: PLL??? /GND??????? PLL??? /GND???????????
???????????? (?????????) ???????
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????????? 40???????????????? (σ/Iave ⇐ 3)????? 10??





???????????? 2688um??????? 40????? 1344um??????? 2?


























(a) Almost the same current densities
??





???????????????????????? 31.25 MHz?? 250 MHz??????





1mm x 1mm ?????????????????????????????????
















































2688 1344 672 336 168
OK (σ ≤ 3Iave) 40 2 5 15 12
NG (σ > 3Iave) 10 13 11 4 0
No count (PLL, SerDes, etc.) 6 25 34 25 4




























σ/Iave σ/Iave σ/Iave σ/Iave σ/Iave












































































































































????????????????????? [15], [16]???? ?? /GND???????
??????????????????????????????????????????






































































G× x(t) + C × x′(t) = b(t) (3.1)
????G??????????????? C ?????????????????
?? x(t) ?????????????? b(t) ??????????????????MNA
???? (? 3.1)?????????????????????????????
(G+ C/h)× x(t) = b(t) + C/h× x(t− h) (3.2)
























































Eb = Ep ∪ Eg
ci,j: ? {i, j}, i, j ∈ Nu???
vi: ??? i, i ∈ Nu???
gi,j: ? {i, j}, i, j ∈ Nu????????
ri,j: ? {i, j}, i, j ∈ Nu???
ii: ??? i?i ∈ Nu????
3.4.1 ????????
???????????????????????????????????????
????? STA?Static Timing Analysis)??????????????????????
????????. Vmin ? Vmax ??????????????????????????
????????????????????????????????
Vmin  vi  Vmax (3.4)
3.4.2 ????
?????????????????? V = {v1, v2, , vn}T ????????????
???????????????????????? I = {i1, i2, , in}T ??????????
????????????????????????????????? [25]???????
?????????????
A× V = I, (3.5)
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??Gmin ? Gmax ????????????????????????????????
??




???????????????????????? li,j ? wi,j ??????? {i, j}??





li,j × wi,j (3.7)
???? {i, j}????????????????















Subject to Vmin  vi  Vmax
Gmin  gi,j  Gmax












































???????????3.5???????????? 3.5????? {E,A,B, F, J, I,H,G},




0.99 0.95 0.820.920.93 0.99
0.97 0.86 0.840.890.8 0.83
0.9 0.85 0.830.880.87 0.95
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???????????????????= (V,E)??????? S ∈ V ???????
?????????????????? [27]?????????? PAD?????????







???????????????????????????????? vi? vj ??????
???????????????????????



























(flowi,j−capacityi,j) 0 < B < 1 (3.12)
???? costi,j ??? {i, j}????? B ????? flowi,j ?? {i, j}?????




























Rupdate = (Ve − Vupdate)/ci,j (3.13)
???????????????????????????????????????
????????????????????????????????????
??????3.6???????? E????? 0.8?? 0.9????????????
?? Vupdate?? 0.1??????????? {E, I}? Ve?? 0.13? cE,I ? 0.13??????










3: if (???????????????????????) then {




































???????? [16, 20]???????????? /GND????????????
??????????????????? [16]?????????????????????
???????????????? 3.1?? 3.8? 3.9??????????????????





???????? 0.1V???????Gmax? 600,000,000 S?Gmin? 0.1 S???????
???????????????????Gmin?Cu??????? 1.67E-6Ω-cm????







???? 3.2????? 3???? 4??????????????????????






















#iter voltage #iter voltage #iter voltage
drop drop drop
data1 44 0.10V 1000 0.25V 85 0.10V









































































CPU wiring CPU wiring
area ratio area ratio
data3 53.4s 1.5242 4m38s 1.0004


















































































































Figure 4.3: ?? /GND????????????????
Np: ???????????????
Ng: GND?????????????
Nd = Np ∪Ng
n = |Nu|
Ep: Nd ????? Ns???????????
Eg: Nd????????????
Eb = Ep ∪ Eg
ci,j: ? {i, j}, i, j ∈ Nu???
vi: ??? i, i ∈ Nu???
gi,j: ? {i, j}, i, j ∈ Nu????????
ri,j: ? {i, j}, i, j ∈ Nu???





?????????????? STA(Static Timing Analysis)??????????????
?????????? Vminp? Vmaxp?????????????????????????
????? Vming ? Vmaxg ??GND????????????????????????
???????????????????????????????
Vminp  vi ∈ Np  Vmaxp (4.1)
Vming  vi ∈ Ng  Vmaxg (4.2)
4.3.2 ????
?????????????????????? V = {v1, v2, , vn}T ???????
???????????????????????? I = {i1, i2, , in}T ??????????
??????????????????????????????? [25]?????????
???????????
A · V = I, (4.3)







qi  Qmax,i (4.4)




















Subject to Vminp  vi ∈ Np  Vmaxp
Vming  vi ∈ Ng  Vmaxg
qi  Qmax,i



















































0.99 0.95 0.820.920.93 0.99
0.97 0.86 0.840.890.8 0.83
0.9 0.85 0.830.880.87 0.95
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??????????????????4.5????????????? {E,A,B, F, J, I,H,G},




????????????????????????= (V,E)?????????? s ∈ V
????????? /GND??????????????????????????????
??????????????? [27] ????????????? PAD?????????





??????????????????????????????????? vi ? vj ???
??????????????????????????





{C, D} ? ? {E, I} ????????????????D????C?????? 1Ω ?











(flowi,j−capacityi,j) 0 < B < 1 (4.9)
59














ri,j × ci,j (4.10)



















1 2 3 54 6
Figure 4.6: ?????????????????
PAD




capci = α× ci,j + β × ii (4.12)














Cupdate = min{Vupdate/Rupdate, ci,j} (4.13)










iii · dt (4.14)
62










????????? [28], [16], [33] ??????????????????????
?????????????????????????? 2.6GHz??????????GB
????????????????? 1?? 4.9? 4.10?????????????????
??????????? 3??????????????????????????????
????? 1??????????? 2?????? 0F???? 1,3?????? 2nF ??
??????????? 0.1V????????????????????????????















[28], [16], [33] Proposed
CPU decap CPU decap  decap
data1 1m44s 3.08nF 3m38s 1.9nF −38.3%
data2 2m55s 452pF 7m32s 231.6pF −49%
data3 1m39s 3.34nF 3m28s 1.59nF −52.4%
(HP Linux workstation 2.6GHz CPU 4GB memory)




































































































































































































Nu = Nd ∪Npa








Eb = Epg ∪ Egs ∪ Ep ∪ Eg ∪ Es ∪ Epapg
ci,j: ? {i, j}, i, j ∈ Nu???
vi: ??? i, i ∈ Nu???
ri,j: ? {i, j}, i, j ∈ Nu???
gi,j: ? {i, j}, i, j ∈ Nu????????











??????? STA(Static Timing Analysis)?????????????????????
?? Vmin ? Vmax ??????????????????????????????????
???????????????
Vmin  vi ∈ Ng  Vmax (5.1)
5.3.2 ????
???????????????? V = {v1, v2, , vn}T ??????????????
??????????? I = {i1, i2, , in}T ???????????????????????
??????????? [25]???????????????????














?????Gmin ? Gmax ?????????????GND??????????????
??????????????????????????????????????????
????
















?????????????????? li,j ? wi,j ???????????????????




li,j × wi,j (5.6)
? {i, j}????????????????















Subject to Vmin  vi  Vmax
Gmin  gi,j  Gmax
A× V = I∑



























































































STEP3: ??????? ?????????????????????????? 1???
???
STEP4: ?????????





2.58 111.16 96.73126.45128.53 8.39
87.47 117.02 149.49154.12150.76 95.20
74.07 123.12 263.99193.07210.78 122.23
7.47 96.72 144.62163.12154.56 11.56
analogA B C D E F
G H I J K L
M N O P Q R













??????????????????????????????????? 5.5?? {P, V,










?????????????= (V,E)??????? s ∈ V ?????????????
PAD????????????????????????????? [27]?????????






??????????????????????????????????? vi? vj ???
???????????????????????????????


















(flowii,j−capacityi,j) 0 < B < 1 (5.11)





















































































2.6GHz CPU? 4GB ??????????????????????????? 1?
????????????????? 1????????????????????????


























































































algorithms?????? (IEEE trans. 2006)?????????? 1 ??????????






























































































[1] A. Afzali-Kusha, M. Nagata, N. K. Verghese, and D. J. Allstot, ?Substrate Noise
Coupling in SoC Design: Modeling, Avoidance, and Validation,? Proc. of the IEEE,
Vol. 94, No.12, pp. 2109-2138, December 2006. 7, 67
[2] M. Badaroglu et al., ?SWAN:High-Level Simulation Methodology for Digital Sub-
strate Noise Generation,? IEEE Trans. VLSI Systems, Vol. 14, No. 1, pp. 23-33,
January 2006. 7, 8
[3] M. van Heijningen, M. Badaroglu, S. Donnay, M. Engels, and I. Bolsens, ?High-Level
Simulation of Substrate Noise Generation Including Power Supply Noise Coupling,?
Proceedings of the 37th Design Automation Conference, pp. 446-451, 2000.
[4] K. A. Jenkins, W. Rhee, J. Liobe, and H. Ainspan, ?Experimental Analysis of the
Eﬀect of Substrate Noise on PLL Performance,?Topical Meeting on Silicon Monolithic
Integrated Circuits in RF Systems, Digest of Papers, pp. 54-57, Jan. 2006.
[5] J. Kim, H. Shin, J. Lee, N. Moon, and J. Kong, ?SilcVerify:An Eﬃcient Substrate
Coupling Noise Simulation Tool for High-Speed & Nano-Scaled Memory Design,?
Proceedings of the 8th International Symposium on Quality Electronic Design (ISQED
? 07), pp. 475-480, March 2007.
[6] R. Murgai, S. M. Reddy, T. Miyoshi, T. Horie, and M. B. Tahoori, ?Sensitivity-based
Modeling and Methodology for Full-chip Substrate Noise Analysis,? Proceedings of
the Design Automation and Test in Europe Conference and Exhibition Designers?
Forum (DATE ? 04), Vol. 1, pp. 610-615, Feb. 2004.
[7] M. Nagata, ?On-Chip Measurements Complementary to Design Flow for Integrity in
SoCs,? Proceedings of the 44th Design Automation Conference, pp. 400-403, 2007.
91
[8] G. Van der Plas et al., ?High-level Simulation of Substrate Noise in High-Ohmic
Substrates with Interconnect and Supply Eﬀects,? Proceedings of the 41st Design
Automation Conference, pp. 854-859, 2004.
[9] D. K. Su et al., ”Experimental Results and Modeling Techniques for Substrate Noise
in Mixed-Signal Integrated Circuits,” IEEE J. Solid-State Circuits, Vol. 28, No. 4, pp.
420-430, Apr. 1993. 7, 67
[10] www.synopsys.com 10
[11] Y. Murasaka, M. Nagata, T. Ohmoto, A. Iwata, ”Chip-level Substrate Noise Analysis
with Network Reduction by Fundamental Matrix Computation,” Quality Electronic
Design, 2001 International Symposium on, pp. 482-487, 2001. 11
[12] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-meimand, ?Leakage Current Mecha-
nisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits,?
Proceedings of the IEEE, Vol. 91, No. 2, pp.305-327, February 2003. 12
[13] Brett Peterson et al., ”Automated Extraction of Model Parameters for Noise Coupling
Analysis in Silicon Substrates,” IEEE 2007 Custom Integrated Circuits Conference,
pp. 853-856, 2007. 14
[14] Snakar P Debnath et al., ”Calibration Based Methods for Substrate Modeling and
Noise Analysis for Mixed-Signal SoCs,” 20th International Conference on VLSI Design,
pp. 887-892, 2007. 14
[15] T. Mitsuhashi and E. S. Kuh, “Power and Ground Network Topology Optimization
for Cell Based VLSIs,” Proceedings of the 29th Design Automation Conference, pp.
524-529, 1992. 29, 31
[16] M. Zhao, R. Panda, B. Reschke, Y. Fu, T. Mewett, S. Chandrasekaran, S. Sun-
dareswaran and S. Yan, “On-Chip Decoupling Capacitance and P/G Wire Co-
optimization for Dynamic Noise,” Proceedings of the 44th Design Automation Confer-




[19] M. Zhao, R. Panda, S Sapatnekar and D. Blaauw, “Hierarchical Analysis of Power
Distribution Networks,” IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems, Vol. 21, No. 2, pp. 159-168, Feb. 2002. 29, 50
[20] J. Singh and S. S. Sapatnekar, “Partition-Based Algorithm for Power Grid Design
Using Locality,” IEEE Transactions on Computer-aided Design of Integrated Circuits
and Systems, Vol. 25, No.4, pp. 664-677, April 2006. 29, 50
[21] T. H. Hu, Integer Programming and Network Flows, Addison-Wesley Publishing, 1969.
29, 34, 50
[22] M. S. Tanaka, O. Takeuchi, H. Ogawa, H. Sasaki, H. Uchida and M. Ono, ”Develop-
ment of Chip-Package-Board Co-Design Techniques for Mixed-Signal Systems,” IEICE
Transactions, Vol. J93-C, No. 11, pp. 424-432, Nov. 2010. 29, 33, 34, 44, 45, 46, 47
[23] M. S. Tanaka, M. Kajita, N. Nakayama and S. Nakamoto, “A Method Using Cir-
cuits/Substrate Macro Modeling to Analyze Substrate Noise in a 3.2-GHz 350M-
transistor Microprocessor,” IEEE Custom Integrated circuits conference 2008, pp. 687-
690, Sept. 2008. 30, 50
[24] M. S. Tanaka, M. Kajita, N. Nakayama and S. Nakamoto, “Full Chip Cir-
cuits/Substrate Macro Modeling Method which Controls the Analyze Accuracy and
CPU Time by Using Current Density,” IEICE Trans. Fundamentals, Vol. E93-A, No.2,
pp. 448-455, Feb. 2010. 30
[25] C. Ho, A. Ruehli and P. Brennan, “The Modiﬁed Nodal Approach to Network Anal-
ysis,” IEEE Transactions on Circuits and Systems, Vol. 22, No. 6, pp. 504-509, June
1975. 31
[26] J. O. Attia, Electronics and Circuit Analysis Using Matlab, CRC press 31
93
[27] R. Sedgewick, Algorithms, Addison Wesley publishing company, 1988. 31, 35, 36, 54,
71
[28] M. Zhao, R. Panda, S. Sundareswaran, S. Yan and Y. Fu, “A Fast On-chip Decoupling
Capacitance Budgeting Algorithm Using Macro Modeling and Linear Programming,”
Proceedings of the 43rd Design Automation Conference, pp. 217-222, 2006. 36, 54, 71
40, 42, 58, 60, 78, 80
[29] J. Fu, et al. “A Fast Decoupling Capacitance Budgeting Algorithm for Robust On-chip
Power Delivery,” Proceedings of the ASP-DAC 43rd Design Automation Conference,
pp. 505-510, 2004. 49, 50, 63, 64
[30] H. Li, et al. “Partitioning-based Approach to Fast On-chip Decoupling Capacitor,”
Proceedings of the rd Design Automation Conference, pp. 170-175, 2005. 49
[31] Z. Qi, et al. “On-chip Decoupling Capacitor Budgeting by Sequence of Linear Program-
ming,” Proceedings of the 6th International Conference on ASIC, 2005, pp. 98-101,
2005. 49
[32] H. Su, et al. “Optimal Decoupling Capacitor Sizing and Placement for Standard Cell
Layout Design,” IEEE Transactions on Computer-aided Design of Integrated Circuits
and Systems, Vol. 22, No.4, pp. 428-436, April 2003. 49
49
[33] X. Wang, et al. “An Eﬃcient Decoupling Capacitance Optimization Using Piecewise
Polynomial Models,” Proceedings of the Design, Automation and Test in Europe, pp.
1190-1195, 2009. 50, 63, 64
[34] M. S. Tanaka, et al. “Greedy Optimization Algorithm for the Power/ground Network
Design to Satisfy the Voltage Drop Constraint,” IEICE Trans. Fundamentals, Vol.
E94-A, No.4, pp. 1082-1090, Apr. 2011. 57
[35] S. Bronckers, G. Vandersteen, G. V. der Plas and Y. Rolain, “On the P+ Guard Ring
Sizing Strategy to Shield Against Substrate Noise,” on Proc. IEEE Radio Frequenxy
Integrated Circuit, pp. 753-756, 2007. 67
94
[36] R. M. Vinella, G. V. der Plas, C. Soens, M. Rizzi and B. Castagnolo, “Substrate
Noise Isolation Experiments in a 0.18um 1P6M Triple-well CMOS Process on a Lightly
Doped Substrate,” on Proc. Instrumentation and measurement techmology, pp. 1-6,
May 2007. 67
[37] S. Bronckers, G. V. der Plas, G Vandersteen and Y ves Rolain, “Substrate Noise
Coupling Mechanisms in Lightly Doped CMOS Transistors,” IEEE Trans. on instru-





? Mikiko Sode Tanaka, Nozomu Togawa, Masao Yanagisawa and
Satoshi Goto,?Greedy Algorithm for the On-chip Decoupling
Capacitance Optimization to Satisfy the Voltage Drop Con-
straint,? IEICE Transactions on Fundamentals of Electronics,
Communications and Computer Sciences, Vol. E94-A, No. 12,
Dec. 2011.
? Mikiko Sode Tanaka, Nozomu Togawa, Masao Yanagisawa
and Satoshi Goto,?Greedy Optimization Algorithm for the
Power/Ground Network Design to Satisfy the Voltage Drop Con-
straint,? IEICE Transactions on Fundamentals of Electronics,
Communications and Computer Sciences, Vol. E94-A, No. 4,




J93-C, No. 11, pp. 424-432, 2010? 11?.
97
Mikiko Sode Tanaka, Mikihiro Kajita, Naoya Nakayama and
Satoshi Nakamoto,?Full Chip Circuit/Substrate Macro Mod-
eling Method Which Controls the Analysis Accuracy and CPU
Time by Using Current Density,? IEICE Transactions on Fun-
damentals of Electronics, Communications and Computer Sci-




Mikiko Sode Tanaka, Masairo Toyama, Ryo Mori, Hidenari
Nakashima, Masahiro Haida and Izumi Ooshima,?Early
Stage Chip/package/Board Co-design Techniques for System-
on-Chip,? Electrical Performance of Electronic Packaging and
Systems (EPEPS), pp. 21-24, Oct. 2011.
? Mikiko Sode Tanaka, Nozomu Togawa, Masao Yanagisawa and
Satoshi Goto,?Substrate Noise Reduction Algorithm by Us-
ing the Current Flow Path,? International Technical Conference
on Circuits/Systems, Computers and Communications (ITC-
CSCC), pp. 375-376, Jun. 2011.
Mikiko Sode Tanaka, O. Takeuchi, H. Ogawa, M. Ono, H. Uchida
and H. Sasaki,?Noise Veriﬁcation techniques for the mixed-
signal chip/package/board of digital TV systems,? Electrical
Performance of Electronic Packaging and Systems (EPEPS), pp.
205-208, Oct, 2010.
? Mikiko Sode Tanaka,?Noise Analysis Method in Mixed-Signal
Soc Floorplan Design for a Fast Success,? 15th Asia and South
Paciﬁc Design Automation Conference (ASP-DAC), Poster ses-
sion, Jan. 2010.
Mikiko Sode Tanaka, Mikihiro Kajita, Naoya Nakayama and
Satoshi Nakamoto,?A Method Using Circuit/Substrate Model-
ing to Analyze Substrate Noise in a 3.2GHz 350M Transistor Mi-
croprocessor,? Custom Integrated Circuits Conference(CICC),
pp. 319-327, Sep. 2008.
99
Mikiko Sode Tanaka, Y. Miyazawa, H. Aizawa and M. Minowa,
?Minimum Delay Placement with Inﬂuence of Nets and Hi-
erarchical Clustering,?Custom Integrated Circuits Conference
(CICC), pp. 663-666, Sep. 1994.
Mikiko Sode Tanaka and Masaki Ishikawa,?A Multilayer Chan-
nel Router Based on Optimal Multilayer Net Assignment,? In-
ternational Conference on Very Large Scale (VLSI), pp. 301-310,
Sep. 1993.
Mikiko Sode Tanaka,?A Multi-layer Channel Routing Algo-
rithm,? Joint Technical Conference on Circuits/Systems, Com-







???????, pp. 85-90, 1993? 4?.
???, ???, ?????, ????, ?????,??????
? /????? IC??????????? ?GALET?,? ?
?????DA??????, pp. 137-142, 1994? 8?.
????, ????, ???,???????????????
?????????,? ??????????????????






?????, ????, ???, ????, ?????, ????,
?GA/CBIC???????????GALET????????
???????????,???????????, ??????
???? 94(93), pp. 25-30, 1994? 10?.
?????, ????, ???, ????, ?????, ????,
?GA/CBIC???????????GALET????????
???????????,???????????????, FTS,
????????????? 94(313), pp. 25-30, 1994? 10?.
?????, ????, ???, ????, ?????????,
??????? /CBIC???????????GALET(3)??
?????,???????????? 49??? 6??? (6), pp.
119-120, 1994? 9?.
????, ????, ????,???????????????
???????,????????? ????, 1993? 9?.
????, ????,?????????????,???????
????, ??????????? 93(55), pp. 55-61, 1993? 6
?.
????, ???,??????????,???????????
? 45? ?? 4??? (6), pp. 71-72, 1992? 9?.
????, ??????????????,? ?????????
?? ?????????, pp. 31-36, 1992? 5?.
????,????????????????????????




????????,??????????? ? 42? ?? 3??
? (6), pp. 236-237, 1991? 2?.
????, ????,????????????????,? ??
?????? ????, 1990? 10?.
????, ????, ????????????????????
??????????,? ?????????? ? 39? ???
??? (3), pp 1615-1616, 1989? 10?.
103
????meeting??????
Mikiko Sode Tanaka,?Relative accuracy simulation method
by using ADIT and CPU Distribution,? Mentor user meeting
(Mentor U2U’08), Nov. 2008.
Mikiko Sode Tanaka,?Reliability Simulation in Advanced






????,?Eldo??????,? EDA Tech Forum, 2006? 9
?.
????,?ADvanceMS????,? EDA Tech Forum, 2005?
9?.
????,?????????? ????????????,?




Mikiko Sode Tanaka,?Relative Accuracy Simulation Method by
Using ADIT and CPU Distribution,? EE Times Mentor Graph-
ics Technical Library, Nov. 2008.
104
????, ????, ????, ????, ???,??? LSI?
????????????????,? Mentor News & Views,
2007? 10?.
Mikiko Sode Tanaka, Masanobu Murai, Shinji Yokogawa, Toru
Sekiguchi and Ichiro Kato, ?Reliabililty-Simulation Environ-
ment Tackles LSI Design,? Chip Design Magazine, Jun. 2007.
????, ?????????, ????, ???,?10????
???????????????NEC???????????
???????,? ??????????, 2007? 2?.
???, ????, ?????, ????,????ASIC????
?????,? NEC?? 50(3), pp. 253-257, 1997? 3?.
???
Mikiko Sode and Yoichi Iizuka,?Flip Flop Circuit for Scan Test
with Two Latch Circuits,? US Patent #6,006,348.
105
